In this paper, we study the structure of set-multilinear arithmetic circuits and set-multilinear branching programs with the aim of showing lower bound results. We define some natural restrictions of these models for which we are able to show lower bound results. Some of our results extend existing lower bounds, while others are new and raise open questions. More specifically, our main results are the following:
Introduction
Let F be a field and X = X 1 ⊔ X 2 ⊔ · · · ⊔ X d be a partition of the variable set X. A set-multilinear polynomial f ∈ F[X] w.r.t. this partition is a homogeneous degree d multilinear polynomial such that every nonzero monomial of f has exactly one variable from X i , 1 ≤ i ≤ d.
Both the Permanent polynomial PER n and the Determinant polynomial DET n are set-multilinear polynomials. The variable set is X = {x ij } 1≤i,j≤n and the partition can be taken as the row-wise partition of the variable set. I.e. X i = {x ij | 1 ≤ j ≤ n} for 1 ≤ i ≤ n.
In this paper we will consider set-multilinear circuits and set-multilinear branching programs for computing set-multilinear polynomials. Set-multilinear circuits are well studied. The model of set-multilinear branching programs that we consider is more general than related notions of branching programs recently studied in the literature, like the read-once oblivious branching programs (ROABPs) [FS13] .
A set-multilinear arithmetic circuit C computing f w.r.t. the above partition of X, is a directed acyclic graph such that each in-degree 0 node of the graph is labelled with an element from X ∪ F. Each internal node v of C is either a + gate or × gate. With each gate v of we can associate a subset of indices I v ⊆ [d] and the polynomial C v computed by the circuit at v is set-multilinear over the variable partition ⊔ i∈Iv X i . If v is a + gate then for each input u of v I u = I v , and v is a × gate with inputs v 1 and v 2 then I v = I v 1 ⊔ I v 2 . Clearly, in a set-multilinear circuit every gate computes a set-multilinear polynomial (in a syntactic sense). The output gate is labeled by [d] and computes the polynomial f .
A set-multilinear algebraic branching program smABP is a layered directed acyclic graph (DAG) with one in-degree zero vertex s and one out-degree zero vertex t. The vertices of the graph are partitioned into layers 0, 1, . . . , d, and edges go only from layer i to i + 1 for each i. The source is the only vertex at level 0 and the sink is the only vertex at level d. We can associate an index set I v ⊆ [d] with each node v in the smABP, and the polynomial computed at v is set-multilinear w.r.t. the partition ⊔ i∈Iv X i . For any edge (u, v) in the branching program labeled by a homogeneous linear form ℓ, we have I v = I u ⊔{i} for some i ∈ [d], and ℓ is a linear form over variables X i . The size of the ABP is the number of vertices.
For any s-to-t directed path γ = e 1 , e 2 , . . . , e d , where e i is the edge from level i−1 to level i, let ℓ i denote the linear form labeling edge e i . Let f γ = ℓ 1 ·ℓ 2 · · · ℓ d be the product of the linear forms in that order. Then the ABP computes the set-multilinear degree d polynomial:
where P is the set of all directed paths from s to t.
Remark 1. Showing a superpolynomial lower bound for set-multilinear circuits and even for set-multilinear ABPs for computing the Permanent polynomial is an open problem. In this paper we discuss some restricted versions of setmultilinear branching programs and show lower bounds.
Plan of the paper
In Section 2 we show that any set-multilinear arithmetic circuit of size s can be efficiently transformed into an O(log s) depth set-multilinear circuit with unbounded fanin + gates and fanin 2 × gates of size polynomial in s. This is quite similar to the depth-reduction results of [VSBR83, RY08] for more general commutative circuits. As a result, size s set-multilinear circuits have s O(log s) size set-multilinear branching programs.
In Section 3 we consider narrow set-multilinear branching programs: a setmultilinear ABP computing a degree d polynomial is w-narrow if in layer d − w the number of distinct types of the ABP is O(w). We show that n 1/4 -narrow ABPs computing the Permanent requires 2 Ω(n 1/4 ) size. On the other hand, a similar result for general set-multilinear ABPs appears difficult. For instance, it would imply that the Permanent requires superpolynomial size noncommutative arithmetic circuits, which is an open problem for over two decades.
In Section 4, we show that set-multilinear branching programs are exponentially more powerful than interval multilinear circuits (where the index sets for each gate is restricted to be an interval w.r.t. some ordering), assuming the sum-of-square conjecture [HWY10] . This further underlines the power of general set-multilinear branching programs.
Finally, in Section 5 we consider set-multilinear circuits with restrictions on the number of proof trees of monomials computed by it, and prove exponential lower bounds results. This raises some new lower bound questions.
Depth Reduction of Set-Multilinear Circuits
We follow the standard method of depth reduction of commutative arithmetic circuits [VSBR83] , and use the exposition from Shpilka and Yehudayoff's survey article [SY10] . The general depth reduction was adapted to syntactic multilinear circuits by Raz and Yehudayoff [RY08] . Our additional observation essentially is that the depth reduction procedure can be carried out while preserving set-multilinearity as well.
Given a commutative set-multilinear circuit C of size s computing a setmultilinear polynomial f of degree d in the input variable X = X 1 ⊔ ... ⊔ X d , we show that there is another circuit C ′ of size poly(s) and depth O(log d log s) computing f . Theorem 2. Let Φ be a set-multilinear arithmetic circuit of size s and degree d over the field F and over the variable set X, partitioned as X = X 1 ⊔ ... ⊔ X d , computing a polynomial f ∈ F[X]. Then we can efficiently compute from Φ a set-multilinear arithmetic circuit Ψ, with multiplication gates of fanin 2 and unbounded fanin + gates, which is of size O(s 3 log d) and depth O(log d) computing the polynomial f .
Proof. By definition, Φ is a homogeneous arithmetic circuit. We assume that Φ is non-redundant (i.e , for all gates v in Φ the polynomial f v computed at v is nonzero). Since Φ is set-multilinear, at each gate v in Φ there is an associated index set I v ⊆ [d] such that the polynomial f v is set-multilinear of degree |I v | over the variable set X Iv , where
We denote the subcircuit rooted at the gate v by Φ v .
Partial Derivative of f v by a gate w Let v, w be any two gates in circuit Φ. Following the exposition in [SY10] , let Φ w=y denote the circuit obtained by removing any incoming edges at w and labeling w with a new input variable y and f v,w denote the polynomial (in X ∪ {y}) computed at gate v in circuit Φ w=y . Define
Note that f v,w is linear in y. Clearly, if w does not occur in Φ v then ∂ w f v = 0. If w occurs in Φ v , since Φ is set-multilinear the polynomial f v,w is linear in y and is of the form
Therefore, ∂ w f v = h v,w . We make the following immediate observations from the set-multilinearity of Φ.
• Either ∂ w f v = 0 or ∂ w f v is a homogeneous set-multilinear polynomial of degree deg(v) − deg(w) over variable set X \ X Iw .
• If deg(v) < 2.deg(w) and v is a product gate with children
For a positive integer m, let G m denote the set of product gates t with inputs t 1 , t 2 in Φ such that m < deg(t) and deg(t 1 ), deg(t 2 ) ≤ m. We observe the following claims (analogous to [SY10] ) which are easily proved.
Claim 3. Let Φ be a set-multilinear nonredundant arithmetic circuit over vari-
Claim 4. Let Φ be a set-multilinear non-redundant arithmetic circuit over the field F and over the set of variables X. Let v and w be gates in Φ such that
Construction of Ψ:
We now explain the construction of the depth-reduced circuit Ψ. The construction is done in stages. Suppose upto Stage i we have computed, for 1 ≤ j ≤ i the following:
• All polynomials f v for gates v such that 2 j−1 < deg(v) ≤ 2 j .
• All partial derivatives of the form ∂ w f v for gates v and w such that 2 j−1 < deg(v) − deg(w) ≤ 2 j and deg(v) < 2deg(w).
• Furthermore, inductively assume that the circuit computed so far is setmultilinear of O(i) depth, such that all product gates are fanin 2, sum gates are of unbounded fanin.
We now describe Stage i + 1 where we will compute all f v for gates v such that 2 i < deg(v) ≤ 2 i+1 and also all partial derivatives of the form ∂ w f v for gates v and w such that 2 i < deg(v) − deg(w) ≤ 2 i+1 and deg(v) < 2deg(w). Furthermore, we will do this by adding a depth of O(1) to the circuit and poly(d, s) many new gates maintaining set-multilinearity.
Stage i+1: We describe the construction at this stage in two parts:
Let v be a gate in Φ such that 2 i < deg(v) ≤ 2 i+1 and let m = 2 i . By Claim 3, we have
where T is the set of gates t ∈ G m , with children t 1 and t 2 such that t is in Φ v . Note that if t is not in Φ v , then ∂ t f v = 0. Let t ∈ T be a gate with inputs t 1 and t 2 . Thus. 
Furthermore, we note that f t 1 , f t 2 and ∂ t f v are all set-multilinear polynomials with disjoint index sets, and the union of their index sets is I v for each t ∈ T . Thus, the new gates introduced all preserve set-multilinearity.
Hence by Claim 4 we can write
where T is the set of gates in Φ v that are contained in G m . For a gate t ∈ T , we have deg(t) ≤ deg(v) < 2deg(w). Suppose t 1 and t 2 are the gates input to t in the circuit Φ, and deg(t 1 ) ≥ deg(t 2 ). Then we can write
We claim that f t 2 , ∂ w f t 1 , and ∂ t f v are already computed.
Hence f t 2 is already computed (in first part of stage i + 1).
• Since deg(t 1 ) − deg(w) ≤ 2 i , the polynomial ∂ w f t 1 is already computed in an earlier stage.
•
• Thus, since deg(v) ≤ 2 i+1 + deg(w) ≤ 2(2 i + deg(w)) < 2deg(t), the polynomial ∂ t f v is already computed in an earlier stage.
As before, for each such pair of gates w and v, we can compute ∂ w f v with O(s) new gates (using the polynomials already computed in previous stages), and this increases the circuit depth by O(1). Doing this for all the pairs (w, v) implies O(s 3 ) new gates are added in the process. Furthermore, the new gates included clearly also have the set-multilinearity property.
At the end of the log d stages, the overall size of the resulting set-multilinear circuit Ψ is O(s 3 log d) and its depth is O(log d). This completes the proof of the theorem.
Set-Multilinear Circuits to ABPs
Theorem 5. Given a set-multilinear arithmetic circuit of size s and degree d over the field F and over the variable set
Proof. The proof of this theorem is fairly straightforward consequence of the depth reduction result (Theorem 2 in the previous section). By Theorem 2 we can assume to have computed a circuit Ψ of size O(s 3 log d) and depth O(log d) for computing f . By a standard procedure we transform the circuit Ψ into a formula F by duplicating the circuit at every gate. The resulting formula is of size s O(log d) , because at every level of the circuit there is a factor of s increase in the size (as the + gates have unbounded fanin). The formula F is clearly also homogeneous, set-multilinear, and of depth O(log d). The formula F is also semi-unbounded: the product gates are fanin 2 and plus gates have unbounded fanin.
Next, we can apply a standard transformation (for e.g., see [Nis91] ) to transform the formula F into a homogeneous algebraic branching program (ABP). It is a bottom-up construction of the ABP: at a + gate we can do a "parallel composition" of the input ABPs to simulate the + gate. At a × gate it is a sequential composition of the two ABPs. Since the formula F is set-multilinear, the resulting ABP is also easily seen to be a set-multilinear ABP.
A Lower Bound Result for Set-Multilinear ABPs
As we have shown in Theorem 2, we can simulate set-multilinear circuits of size s and degree d using set-multilinear ABPs of size s O(log d) . Thus, proving even a lower bound of n ω(log n) for set-multilinear ABPs computing the n × n Permanent polynomial PER n would imply superpolynomial lower bounds for general set-multilinear circuits computing PER n which is a long-standing open problem.
However, in this section we show a lower bound result for set-multilinear ABPs with restricted type width, a notion that we now formally introduce.
Let P be a set-multilinear ABP computing a polynomial
By definition, the ABP P is given by as layered directed acyclic graph with layers numbered 0, 1, . . . , d. Each node v in layer k of the ABP is labeled by an index set I v ⊆ [d], and a degree k set-multilinear polynomial f v over variables ⊔ i∈Iv X i is computed at v by the ABP. We refer to I v as the type of node v. The type width of the ABP at layer k is the number of different types labeling nodes at layer k.
The following proposition connects type width to the notion of read-once oblivious ABPs (ROABPs defined in [FS13] ).
Proposition 6. Suppose P is a set-multilinear ABP computing a polynomial
i=1 X i such that the type-width of P is 1 at each layer. Then P is in fact an ROABP which is defined by a suitable permutation on the index set [d].
Proof. As each layer of P has type width one, the list of type I 0 = ∅ ⊂ I 1 ⊂ · · · ⊂ I d gives an ordering of the index set, where the i th index in the ordering is I i \ I i−1 . W.r.t. this ordering clearly P is an ROABP.
It is well-known that Nisan's rank argument [Nis91] (originally used for lower bounding noncommutative ABP size) also yields exponential lower bounds for any ROABP computing PER n . In particular, it implies an exponential lower bound for set-multilinear ABPs of type-width 1.
We can formulate a general rank-based approach for set-multilinear ABPs. Let P be a set-multilinear ABP computing a polynomial 
For each k, we consider matrices M k whose rows are labeled by monomials from
k ) M I , and columns are labeled by monomials from
with the property that for every monomial
(1)
For each k, let rank k (f ) denote be the minimum rank attained by the rank(M k ) for any matrix M k satisfying the above property. We have the following lower bound on the size of set-multilinear ABPs computing f , following Nisan's rank argument [Nis91] .
Proof. Let P be a minimum size set-multilinear ABP computing the polynomial f . Define matrices L k and R k as follows. Let v 1 , v 2 , ..., v r be the nodes in the k th layer of the ABP. Label the rows of matrix L k by degree-k monomials from
is defined as the coefficient of monomial m 1 in the polynomial computed at node v i . The rows of R k are labelled v 1 , v 2 , ..., v r and columns by degree
is defined as the coefficient of the monomial m 2 in the (set-multilinear) ABP computed between node v i and the sink node of the ABP.
By construction the product matrix L k R k clearly satisfies Equation 1. The claim now follows, since for each 0 
Lower bounds for narrow set-multilinear ABPs
Theorem 9. Any (n 1/4 + o(n 1/4 ))-narrow set-multilinear ABP computing the permanent polynomial PER n requires size 2 Ω(n 1/4 ) . 1
Proof. Let P be a set-multilinear n 1/4 + o(n 1/4 )-narrow ABP computing PER n . Let k = n 1/4 + o(n 1/4 ) be the layer with type-width O(n 1/4 ), and V k denote the set of nodes in the k th layer of P . For each node v ∈ V k let I v denote its index set. We know that |I v | = k.
Proof. We note that
, as already used in the above
We are going to focus on the permanent of the 2α
To that end, we first set some variables of PER n to constants as follows:
The resulting ABP, after these substitutions, clearly computes PER 2α √ n on the variables corresponding to index set Y ∪ Z. Furthermore, each node v ∈ V k now computes a homogeneous set-multilinear polynomial of the same degree 2α
√ n − r, where r = n 1/4 + o(n 1/4 ) is the same for each v ∈ V k . Now, we further simplify entries in the submatrix indexed by Y ∪ Z. In the sequel let ν = α √ n, and let Y = {i 1 , i 2 . . . , i ν }, and
In the submatrix indexed by Y ∪ Z we renumber rows and columns so that the indexing order is i 1 , j 1 , i 2 , j 2 , . . . , i ν , j ν . We set to zero all variables X ij if i = j and {i, j} = {i s , j s } for some 1 ≤ s ≤ ν. The resulting submatrix is now block diagonal with 2 × 2 blocks along the diagonal, each block indexed by variables {i s , j s } for 1 ≤ s ≤ ν. In all there are 2 ν many nonzero monomials in the permanent of this submatrix. After these simplifications, the resulting ABP computes the permanent of this block diagonal matrix. Let A denote this block diagonal matrix.
Let M denote the set of all, 2 ν many, degree ν monomials of the form a∈Y,b∈S X ab , where S ∈ Y ∪Z r . Likewise, let M ′ denote the set of 2 ν many degree ν monomials of the form a∈Z,b∈T X ab , where T ∈ Y ∪Z r . We now define two matrices L k and R k as follows: The rows of L k are labeled by monomials in M. The columns of L k are labeled by pairs (v, m ′ ), where v ∈ V k and m ′ is a monomial of degree ν − r on variables X ij , where
The entries of L k are defined as follows: L k (m, (v, m ′ )) is the coefficient of monomial mm ′ in polynomial computed by ABP at node v.
The matrix R k has its rows labeled by pairs (v, m ′ ), where v ∈ V k and m ′ is a monomial of degree ν − r on variables X ij , where i ∈ Y ∪ Z. The columns of R k are labeled by the monomials in M ′ .
The entries of R k are defined as follows:
is defined as the coefficient of the monomial m in the ABP computed between node v and the sink node of the ABP.
Thus, the product matrix L k R k is a 2 ν × 2 ν matrix whose rows are labeled by monomials from M and columns by monomials from M ′ .
By assumption, the simplified ABP computes the permanent of block diagonal matrix A described above. Hence, in the product matrix L k R k the (m 1 , m 2 ) th entry is the coefficient of the monomial m 1 m 2 in P erm(A).
We now lower bound the rank of L k R k following Nisan's argument [Nis91] . For subsets S, T ⊂ Y ∪ Z such that S ∩ {i s , j s } = 1 and T ∩ {i s , j s } = 1, 1 ≤ s ≤ ν, consider the (S, T ) th submatrix of L k R k whose rows are labeled by degree ν monomials of the form i∈Y,j∈S X ij and columns by degree ν monomials of the form i∈Z,j∈T X ij . We observe that the (S, T ) submatrix has nonzero entries precisely when S ∩ T = ∅. Hence the rank of L k R k is lower bounded by 2 ν , which is the number of choices of S. On the other hand, the rank of L k R k is upper bounded by the number of columns of L K which is |V k |2 ν−r . Hence we have
Since r = n 1/4 − o(n 1/4 ), it follows that rank(L k R k ) ≥ 2 r = 2 Ω(n 1/4 ) which completes the proof.
Remark 11. The proof of the above theorem can be easily modified to show a more general result: Any n 1/2−ǫ -narrow set-multilinear ABP for PER n requires size 2 n Ω(1) .
As a consequence of Theorem 9 we immediately obtain the following lower bound on the size of a sum of n 1/2−ǫ many ROABPs for computing the permanent.
Corollary 12. Let P i , 1 ≤ i ≤ r be ROABPs such that r i=1 P i is the permanent polynomial PER n (or for the determinant polynomial DET n ). If r ≤ n 1/2−ǫ then at least one of the P i is of size 2 n Ω(1) .
Interval multilinear circuits and ABPs
be a set-multilinear polynomial. For a permutation σ ∈ S d , a σ-interval multilinear circuit C for computing f is a special kind of set-multilinear arithmetic circuit: for every gate of the circuit the corresponding index set is a σ-interval {σ(i), σ(i + 1), . . . , σ(j)},
Similarly, a σ-interval multilinear ABP is a set-multilinear ABP such that the index set associated to every node is some σ-interval.
The aim of the present section is to compare the computational power of interval multilinear circuits with general set-multilinear circuits. It is clear that σ-interval multilinear circuits are restricted by the ordering of the indices. In essence, σ-interval multilinear circuits are restricted to compute like noncommutative circuits (with respect to the ordering prescribed by σ). This property needs to be exploited to prove the separations. We show the following two results.
1. We show that there are monotone set-multilinear polynomials f ∈ R[X]
that have monotone set-multilinear circuits (even ABPs) of linear in d size, but requires 2 Ω(d) size monotone σ-interval multilinear circuits for every σ ∈ S d .
2. Assuming the sum-of-squares conjecture [HWY10] we show that the polynomials constructed for the above even require 2 Ω(d) size general σ-interval multilinear circuits for every σ ∈ S d .
A new aspect is that the polynomial we construct is only partially explicit. We use the probabilistic method to pick certain parameters that define the polynomial.
The polynomial construction
Let X = ⊔ 2d i=1 X i be the variable set, where
For every binary string b ∈ {0, 1} d we define the monomials:
We define the set-multilinear polynomial P ∈ F[X] as follows:
For any permutation σ ∈ S 2d permuting the indices in [2d], we define monomials:
and the corresponding polynomial σ(P ) as follows:
Remark 13. In the polynomial σ(P )
Proof. The set-multilinear ABP computes the polynomial at layer 2
where the index set at that layer is {σ(1), σ(d + 1)}. At the 2i th layer suppose the polynomial computed by the ABP is
where the index set is {σ(1), σ(2), . . . ,
Then at layer 2i + 2 we can compute
We observe that the ABP remains set-multilinear. Furthermore, it is monotone. Clearly, at layer 2d the ABP computes the polynomial σ(P ) as desired.
An immediate consequence is the following corollary.
Corollary 15. For any collection of permutations σ 1 , σ 2 , . . . , σ s ∈ S 2d the polynomial s j=1 σ i (P ) can be computed by a monotone set-multilinear ABP of size O(sd).
We will show that there exist a set of d permutations σ 1 , σ 2 , . . . , σ d ∈ S 2d with the following property: for any permutation τ ∈ S 2d there is a σ i from this set such that any τ -interval multilinear circuit that computes σ i (P ) requires size 2 Ω(d) .
Note that, in contrast, given a σ(P ) there is always a permutation τ ∈ S 2d such that σ(P ) can be computed by a small τ -interval multilinear circuit. Indeed, the ABP computing σ(P ) described in Lemma 14 is an interval-multilinear ABP w.r.t. the ordering σ(1), σ(d + 1), σ(2), σ(d + 2), . . . , σ(d), σ(2d).
Interval multilinear circuits and noncommutative circuits
We first observe that a τ -interval multilinear circuit computing a set-multilinear polynomial in F[X], X = ⊔ d i=1 X i , is essentially like a noncommutative circuit computing a noncommutative polynomial over the variables X, whose monomials can be considered as words of the form x i 1 x i 2 . . . x i d , where
In [HWY10] , Hrubes et al have related the well-known sum-of-squares (in short, SOS) conjecture (also see [Sha00] ) to lower bounds for noncommutative arithmetic circuits. Our results in this section are based on their work. We recall the conjecture.
The sum-of-squares (SOS) conjecture: Consider the question of expressing the biquadratic polynomial
as a sum of squares ( i∈[s] f 2 i ) for the least possible s, where each f i is a homogeneous bilinear polynomial. The conjecture states that s = Ω(k 1+ǫ ) over the field of complex numbers C (or the algebraic closure of any field F such that char(F) = 2).
The following lower bound is shown in [HWY10] assuming the SOS conjecture.
Theorem 16. [HWY10]
Assuming the SOS conjecture over field F, any noncommutative circuit computing the polynomial ID = w∈{x 0 ,x 1 } d ww in noncommuting variables x 0 and x 1 requires size 2 Ω(d) .
It immediately implies the following conditional lower bound for interval multilinear circuits.
Corollary 17. Assuming the SOS conjecture, for any σ ∈ S 2d a σ-interval multilinear circuit computing the set-multilinear polynomial σ(P ) requires size 2 Ω(d) .
Remark 18. The connection between the SOS conjecture and lower bounds shown in [HWY10] for the noncommutative polynomial w∈{x 0 ,x 1 } d ww is made by considering the polynomial as w 1 ,w 2 ∈{x 0 ,x 1 } d/2 w 1 w 2 w 1 w 2 . Then the words w 1 and w 2 are treated as single variables, and allowing w 1 and w 2 to commute transforms the polynomial into ( w 2 1 )( w 2 2 ). If w∈{x 0 ,x 1 } d ww has a 2 o(d) size noncommutative circuit, then it turns out that ( w 2 1 )( w 2 2 ) can be written as a small sum-of-squares, contradicting the conjecture.
From the above remark we can deduce the following corollary which is stronger than Corollary 17. . Let σ ∈ S 2d be any permutation such that σ(I j ) = I j , 1 ≤ j ≤ 4. Then, assuming the SOS conjecture, any id-interval multilinear circuit computing the polynomial σ(P ) requires size 2 Ω(d) .
Proof. By definition, σ(P ) = b∈{0,1} d σ(w b )σ(w ′ b ). Since σ stabilizes each I j , 1 ≤ j ≤ 4, we can write σ(w b ) = w 1 w 2 and σ(w ′ b ) = w ′ 1 w ′ 2 , where the matched pairs are between w 1 and w ′ 1 , and between w 2 and w ′ 2 , respectively. Now, by substituting the same variable for each matched pair, we can obtain the polynomial ( w 2 1 )( w 2 2 ). As explained in the proof of Corollary 17, the argument in [HWY10] can now be applied to yield the circuit size lower bound of 2 Ω(d) , assuming the SOS conjecture for the biquadratic polynomial ( w 2 1 )( w 2 2 ), treating each w 1 and w 2 as individual variables.
We will use the probabilistic method to show the existence of the set of permutations σ i , 1 ≤ i ≤ d in S 2d , such that for each τ ∈ S 2d there is some σ i (P ), i ∈ [d] that requires size 2 Ω(d) τ -interval multilinear circuits. We will require the following concentration bound.
Theorem 20. [DP09, Theorem 5.3, page 68] Let X 1 , · · · , X n be any n random variables and let f be a function of X 1 , X 2 . . . , X n . Suppose for each i ∈ [n] there is c i ≥ 0 such that
Then for any t > 0, we have the bound
Lemma 21. Let σ ∈ S 2d be a permutation picked uniformly at random. For any τ ∈ S 2d , the probability that σ(P ) is computable by a τ -interval multilinear circuit of size 2 o(d) is bounded by e −Ω(d) , assuming the SOS conjecture.
Proof. In the polynomial P = 
The pairs in E 1 are between I 1 and I 3 and pairs in E 2 are between I 2 and I 4 . Let σ ∈ S 2d be a permutation picked uniformly at random. We say (i, d+i) ∈ E 1 is good if σ(i) ∈ I 1 and σ(d + i) ∈ I 3 . Similarly, (d/2 + i, 3d/2 + i) ∈ E 2 is called good if σ(d/2 + i) ∈ I 2 and σ(3d/2 + i) ∈ I 4 . Let X i , 1 ≤ i ≤ d/8, be indicator random variables which take the value 1 iff the edge (i, d + i) ∈ E 1 is good. Similarly, define indicator random variables X ′ i corresponding to
Furthermore, we also have for each i :
Applying Theorem 20 we deduce that
where α > 0 is some constant independent of d. Hence,
Thus, with probability 1 − 2e −αd there are d/1024 pairs (σ(i), σ(d + i)) such that σ(i) ∈ I 1 and σ(d + i) ∈ I 3 , and there are d/1024 pairs (σ(d/2 + i), σ(3d/2 + i)) such that σ(d/2 + i) ∈ I 2 and σ(3d/2 + i) ∈ I 4 . If we set all other variables in the polynomial σ(P ) to 1, we can apply Corollary 19 to the resulting polynomial (with d replaced by d/1024 in the corollary) which will yield the lower bound of 2 Ω(d) for any id-interval multilinear circuit (here id-interval multilinear circuit means interval-multilinear with respect to the standard ordering {1, 2 . . . , d}) computing σ(P ) with probability 1 − 2e −αd . For any τ -interval multilinear circuit too the same lower bound applies because τ σ is also a random polynomial in S 2d with uniform distribution.
We are now ready to state and prove the main result of this section.
Theorem 22. There is a set-multilinear polynomial f ∈ F[X], where X = ⊔ log d+2d i=1
size monotone set-multilinear ABP and, assuming the SOS conjecture, for any τ ∈ S log d+2d any τ -interval multilinear circuit computing f has size 2 Ω(d) .
Proof. By Lemma 21, if we pick permutations σ 1 , σ 2 , . . . , σ d ∈ S 2d independently and uniformly at random then, assuming the SOS conjecture, the probability that every σ i (P ) can be computed by some τ -interval multilinear circuit is bounded by 2 d e −αd 2 = e −Ω(d 2 ) . As there are only (2d)! many permutations τ , by the union bound it follows that there exist permutations σ 1 , σ 2 , . . . , σ d ∈ S 2d such that for any τ at least one of the σ i (P ) requires 2 Ω(d) size τ -interval multilinear circuits. We will define the polynomial f by "interpolating" the σ i (P ), and we need the fresh log d variable sets in order to do the interpolation. For each c : 1 ≤ c ≤ d, let its binary encoding also be denoted by c, where c ∈ {0, 1} log d . Let u c denote the monomial
Hence the monomial u c can also be seen as an encoding of c : 1 ≤ c ≤ d. We define the polynomial f as
Clearly, f ∈ F[X] and for each 0-1 assignment to the variables in X j , 2d + 1 ≤ j ≤ 2d + log d, the polynomial f becomes σ c (P ). Now, if f had a 2 o(d) size τ -interval multilinear circuit for any τ ∈ S 2d , by different 0-1 assignments to variables in X j , 2d + 1 ≤ j ≤ 2d + log d we will obtain 2 o(d) size τ -interval multilinear circuit for each σ c (P ) which is a contradiction.
Finally, we note that for monotone τ -interval multilinear circuits, the lower bound results of Theorem 16, Corollaries 17 and 19, and Lemma 21 hold unconditionally (without assuming the SOS conjecture) by a direct rank argument. As a consequence we have the following.
Theorem 23. There is a set-multilinear polynomial f ∈ F[X], where X = ⊔ log d+2d i=1 X i and X i = {x 0,i , x 1,i }, 1 ≤ i ≤ log d + 2d such that for any τ ∈ S log d+2d any monotone τ -interval multilinear circuit computing f has size 2 Ω(d) .
Proof. The polynomial f defined in Theorem 22, which has small monotone setmultilinear ABPs, requires 2 Ω(d) size monotone τ -interval multilinear circuits for all τ ∈ S 2d+log d , as explained above.
Proof tree restrictions on set-multilinear circuits
In this section we study set-multilinear circuits that satisfy a "semantic" restriction on the proof trees of monomials computed by them. Specifically, we consider two such restrictions and show superpolynomial lower bounds for setmultilinear circuits with such restrictions computing the Permanent.
For an arithmetic circuit C, a proof tree for a monomial m is a multiplicative subcircuit of C rooted at the output gate defined by the following process starting from the output gate:
• At each + gate retain exactly one of its input gates.
• At each × gate retain both its input gates.
• Retain all inputs that are reached by this process.
• The resulting subcircuit is multiplicative and computes the monomial m (with some coefficient).
Let C be a set-multilinear circuit computing f ∈ F[X] for variable partition
Then any proof tree for a monomial is, in fact, a binary tree with leaves labeled by variables (ignoring the leaves labeled by constants) and internal nodes labeled by gate names (the × gates of C occurring in the proof tree). By set-multilinearity, in each proof tree there is exactly one variable from each subset X i , and each variable occurs at most once in a proof tree. Notice that any truncated tree typeT is a binary tree with at most two leaves (although its depth could be unbounded).
We introduce some notation. Let C be a set-multilinear circuit for variable partition
• The set of all proof trees of m in circuit C is denoted P C,m .
• The set of all proof tree types of m in circuit C is denoted T C,m .
• The set of all truncated proof tree types of m in circuit C is denotedT C,m .
Note that, in general, monomial m can have many proof trees. For every proof tree in P C,m there is a corresponding proof tree type in T C,m obtained by dropping variable and gate names from the proof tree and labeling the nodes instead with the corresponding index sets.
Definition 25 (Property U T ). Let C be a set-multilinear circuit with variable partition X = ⊔ d i=1 X i : Circuit C is said to have Property U T if for each monomial m ∈ X d all its proof trees have the same truncated proof tree type. I.e.T C,m is a set of size at most 1 for each m. Notice that for m = m ′ we can haveT C,m =T C,m ′ .
Theorem 26. Any set-multilinear circuit C satisfying Property U T w.r.t. the variable partition X = ⊔ n i=1 X i , where
Proof. Suppose C is a size s set-multilinear circuit satisfying Property U T , computing the permanent polynomial PER n . Let G n/3 denote the set of all product gates g in C such that deg(g) > n/3 and deg(g 1 ) ≤ n/3 and deg(g 2 ) ≤ n/3, where g 1 and g 2 are the gates that are input to g. It follows that n/3 < deg(g) ≤ 2n/3. Furthermore, every proof tree of the circuit C has at least one gate from G n/3 and at most two gates from G n/3 .
Consequently, by pigeon-hole principle there is an index set I ⊆ [n], such that truncated proof trees of at least n!/s many monomials of PER n will have a leaf in G I n/3 , where G I n/3 ⊆ G n/3 denotes the set
We will lower bound |G I n/3 |. For g ∈ G I n/3 let C g be the subcircuit of C rooted at the gate g. Let ∂ g C denote the partial derivative of the output gate of C w.r.t. gate g as defined in Section 2. Notice that circuit for ∂ g C can be obtained from C as follows:
• For all gate h ∈ G I n/3 such that h = g, label 0 for all outgoing edges of h.
• Replace gate g with constant 1.
• For all gate g ′ ∈ G n/3 \ (G I n/3 ∪ G I n/3 ), label 0 for all outgoing edges of g ′ .
Consider the circuit C ′ defined as follows:
Since C g and ∂ g C are both circuits of size at most s, clearly the size of C ′ is bounded by s 2 . By choice of I there are at least n!/s monomials m of PER n such thatT C,m has a leaf node labeled I. Thus, for every proof tree in P C,m there is a gate g in G I n/3 . Crucially, we claim the following.
Claim 27. In the polynomial computed by C ′ :
• The coefficient of every monomial m of PER n such thatT C,m has a leaf node labeled I is 1.
• The coefficient of any monomial m ∈ X n be any monomial which does not occur in PER n is 0.
Both parts of the claim follow from Property U T . For a monomial m ∈ X n , if some proof tree in P C,m has a gate G I n/3 , then every proof tree in P C,m has a gate in G I n/3 . Hence every proof tree of such a monomial m is accounted for in the circuit C ′ . Since all proof trees are accounted for, the net contribution of any such monomial m is the coefficient of m in PER n .
We now define a matrix L, with respect to index set I, as follows: the rows of L are indexed by monomials m 1 of index set I. The columns of L are indexed by gates t ∈ G I n/3 . The entry L[m 1 , t] is the coefficient of the monomial m 1 in the subcircuit computed at gate t.
Next, we define a matrix R with respect to index set I. The rows of R are indexed by gates t ∈ G I n/3 , and the columns of R are indexed by monomials m 2 such that m 2 has index set [d] \ I. The entry R[t, m 2 ] is the coefficient of m 2 in the polynomial ∂ t C ′ .
Let M I be set of nonzero monomials of C ′ . By the above claim, M I is a subset of the nonzero monomial set of PER n , and the coefficient of each monomial in M I is 1. Furthermore, by choice of I, |M I | ≥ n!/s.
Consider monomial m = m 1 m 2 . As argued above, the (m 1 , m 2 ) th entry of matrix LR is the coefficient of m in PER n if m ∈ M I . Therefore we have:
Notice that for any other factorization
Since s is an upper bound on the ranks of both L and R, clearly rank(LR) ≤ s. We now lower bound the rank of LR.
Claim 28. The rank of LR is at least ( n n/3 ) s . To see the claim, for each subset S ∈
[n] |I| we group together the rows of matrix LR indexed by monomials m 1 of the form
where I = {i 1 , i 2 , . . . , i k } and S = {j 1 , j 2 , . . . , j k }.
Likewise, corresponding to each subset T ∈
[n] n−|I| we group together the columns indexed by monomials m 2 of the form
where [n] \ I = {i 1 , i 2 , . . . , i ℓ } and T = {j 1 , j 2 , . . . , j ℓ }.
We know that that the matrix LR has at least n!/s many 1's, corresponding to the nonzero monomials of PER n in M I , and all other entries of LR are zero.
The matrix LR consists of different (S, T ) blocks, corresponding to subsets S ∈ Putting it together, we obtain
Hence s ≥ n |I| ≥ n n/3 = 2 Ω(n) , which completes the proof.
Set-multilinear circuits with few proof tree types
We now consider set-multilinear circuits with a different restriction on its proof tree types: Let C be a set-multilinear circuit computing a degree-d polynomial f ∈ F[X] for variable partition X = ⊔ d i=1 X i such that the total number of proof tree types of any degree-d monomial in X d is bounded by a polynomial in d. Can we prove superpolynomial lower bounds for such circuits?
We are able to show superpolynomial lower bounds in a more restricted case: when the number of proof trees is bounded by d 1/2−ǫ for some fixed ǫ > 0. More precisely, suppose C is a set-multilinear circuit that computes PER n and C has at most n 1/2−ǫ proof tree types. Then we show that C is of size 2 n Ω(1) . We first decompose C into a sum of n 1/2−ǫ many set-multilinear formulas C i such that in each C i all proof trees of all monomials have the same proof tree type. Then we convert each C i into a set-multilinear ABP A i such that in each layer of this ABP all the nodes are labeled by the same index set. We can now apply Corollary 12 to the sum of these A i 's and obtain the claimed lower bound.
Lemma 29. Let C be a set-multilinear circuit of size s computing a degree-d polynomial P ∈ F[X]. If all proof trees in C have the same proof tree type T , then C can be efficiently transformed into a set-multilinear formula C ′ of size s O(log n) such that in C ′ too all proof trees have the same proof tree type T ′ , where T ′ depends only on T (and not on the circuit C).
Proof. We prove the lemma by induction on the size of the index set of the output gate of C (i.e., degree of P ). At the input gates, where index set is a singleton set, it clearly holds. Suppose the index set of the output gate is of size at least 2. Let T C denote the unique proof tree type for all proof trees in C. Each node v of T C is labelled by its index set I v ⊆ [d]. As T C is a binary tree, there is a vertex u such that
LetĈ v denote the set-multilinear circuit obtained from C by (i) setting to zero all the gates in S u \ {v}, and (ii) replacing the gate v by the constant 1. Let Q v denote the polynomial computed at the output gate ofĈ v . Notice that its index set is [n] \ I u . Let P v denote the polynomial computed at a gate v of C. Then we can clearly write
Let C v denote the subcircuit of C with output gate v. Note that
Thus, for each v ∈ S u both P v and Q v are set-multilinear polynomials computed by set-multilinear circuits (C v andĈ v , respectively) of size at most s. Furthermore, these circuits also have the property that all proof trees has the same proof tree type (otherwise, C would not have the property).
By induction hypothesis, for each v ∈ S u we have set-multilinear formulas F v andF v such that:
• F v andF v compute P v and Q v , respectively.
• The size of F v as well asF v is bounded by s O(log 2n 3
) .
• All proof trees in F v have a unique proof tree type. All proof trees inF v have a unique proof tree type.
Furthermore, the circuit C has the following stronger property: suppose v and v ′ are two gates with the same index set I v = I v ′ . Then the unique proof tree type associated with subcircuit C v is the same as the unique proof tree type for subcircuit C v ′ . Otherwise, the circuit C would not have a unique proof tree type associated with it.
Since all the subcircuits C v , v ∈ S u have the same index set and thus same proof tree type associated to it, it follows by induction hypothesis that all the formulas F v , v ∈ S u also have the same unique proof tree type. The same property holds forĈ v , v ∈ S u and henceF v , v ∈ S u . Therefore, each of the product polynomials P v Q v , v ∈ S u , computed by the formulas F v ×F v , v ∈ S u , with a × output gate, all have the same proof tree type. Thus, since |S u | ≤ s the polynomial P = v∈Su P v Q v has a set multilinear formula C ′ of size ≤ s(2s O(log 2n 3 ) ) ≤ s O(log n) and all the proof trees of C ′ have the same proof tree type T ′ . Furthermore, it is clear that T ′ depends only on T C . This completes the proof of the theorem.
Lemma 30. Let C be a set-multilinear formula of size s computing degree d polynomial P , where all proof trees of C have the same proof tree type T . Then C can be transformed into a set-multilinear ABP such that at each layer i ∈ [d] all gates of layer i is labelled by the same index set I i . Furthermore, these index sets I 1 , I 2 , . . . , I d depend only on T and not the formula C.
Proof. We show by induction on the size of given formula C.
Suppose the output gate of C is +, and C 1 and C 2 are the two subformulas. Since C has unique proof tree type T , both its subcircuits C 1 and C 2 also have the same unique tree type T . By induction hypothesis the two subformulas C 1 and C 2 of C with same proof tree T can be converted into ABPs A 1 , A 2 respectively s.t the index sets I 1 , I 2 , . . . , I d is same for both ABPs. The "parallel composition" of these two ABPs yields the ABP for C with the same index sets.
Suppose output gate of C is ×. Since C has unique proof tree type T , both subcircuits C 1 and C 2 of C has unique proof tree types, say T 1 , T 2 respectively. Note that T 1 and T 2 are the left and right subtrees of T . By induction hypothesis both C 1 and C 2 have ABPs with the claimed property. Their "series composition" yields the desired ABP with a unique index set labeling each layer.
Theorem 31. Let C = i∈[r] C i be a set-multilinear circuit, where each C i is set-multilinear, all proof trees of C i have the same proof tree type, and r = n 1 2 −ǫ , ǫ > 0. If C computes PER n ( or DET n ) then some C i is of size Ω(2 n 1/4 log n ).
Proof. The idea is to convert C into a narrow set multilinear ABPs and apply the lower bound for narrow set multilinear ABPs (Corollary 12). By Lemma 29, each circuit C i can be converted into a set-multilinear formula C ′ i of unique proof tree type. By Lemma 30 this formula C ′ i can be transformed into a homogeneous d-layer set-multilinear ABP A i such that at each layer i ∈ [n] all the gates in layer i are labeled by the same index set I i . Their sum Theorem 32. Let C be set multilinear circuit of size s computing the polynomial P ∈ F[X] of degree d such that the total number of proof tree types in C is r ≥ 0. Then there are set-multilinear circuits C i , 1 ≤ i ≤ r such that i∈[r] C i computes P , each C i is of size bounded by s, and in each C i all its proof trees have the same type.
Proof. Let the proof tree types of C be T 1 , T 2 , · · · , T r . We will extract circuit C i from C corresponding to proof tree type T i . In C i , we label 0 for all the outgoing edges of gates v in C whose index set I v ⊆ [n] is not equal to any of the index sets of proof tree T i . Clearly, the proof trees of C i are precisely all proof trees of proof tree type T i present in circuit C and with the same coefficients. Therefore, r i=1 C i computes polynomial P . This completes the proof of theorem.
Combining Theorem 32 and 31, we have the following corollary.
Corollary 33. Let C be set multilinear circuit of size s computing the polynomial PER n (or DET n ). If the total number of distinct proof tree types in C is bounded by c = n 1 2 −ǫ , ǫ > 0 then s ≥ Ω(2 n 1/4 log n ).
Summary and open problems
In this paper we investigated lower bound questions for certain set-multilinear arithmetic circuits and ABPs. By imposing a restriction on the number of set types for set-multilinear ABPs, or by restricting the number of proof trees in set-multilinear circuits, we could prove nontrivial lower bounds for the Permanent. We also showed a separation between set-multilinear circuits and interval multilinear circuits, assuming the SOS conjecture.
Some interesting open questions arise from our work: can we show lower bounds for f (n)-narrow set-multilinear ABPs for f (n) = O(n)? Another question is proving lower bounds for set-multilinear circuits with polynomially (or even O(n)) many proof trees computing PER n .
